IRIS
BIONDI, ALESSANDRO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 13.974
AS - Asia 7.861
EU - Europa 7.487
SA - Sud America 1.538
AF - Africa 245
OC - Oceania 17
Continente sconosciuto - Info sul continente non disponibili 10
Totale 31.132
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 13.423
SG - Singapore 2.819
RU - Federazione Russa 1.998
CN - Cina 1.932
IT - Italia 1.878
VN - Vietnam 1.275
BR - Brasile 1.188
GB - Regno Unito 835
DE - Germania 727
HK - Hong Kong 387
UA - Ucraina 333
CA - Canada 329
FR - Francia 309
BD - Bangladesh 294
IN - India 228
SE - Svezia 227
IE - Irlanda 196
NL - Olanda 149
AR - Argentina 144
FI - Finlandia 144
MX - Messico 144
AT - Austria 136
JP - Giappone 127
ES - Italia 122
PL - Polonia 104
KR - Corea 98
IQ - Iraq 93
PK - Pakistan 82
DK - Danimarca 80
ZA - Sudafrica 80
ID - Indonesia 68
TR - Turchia 60
PT - Portogallo 57
EC - Ecuador 54
TW - Taiwan 54
IL - Israele 47
CH - Svizzera 44
SA - Arabia Saudita 41
CO - Colombia 39
VE - Venezuela 31
CL - Cile 29
MA - Marocco 29
LT - Lituania 28
MY - Malesia 28
UZ - Uzbekistan 28
EG - Egitto 25
JO - Giordania 25
AE - Emirati Arabi Uniti 24
GR - Grecia 24
DZ - Algeria 23
PH - Filippine 23
KE - Kenya 22
IR - Iran 19
JM - Giamaica 18
PY - Paraguay 18
AU - Australia 17
AL - Albania 16
BE - Belgio 16
TN - Tunisia 16
ET - Etiopia 15
PE - Perù 15
NP - Nepal 14
TH - Thailandia 14
AZ - Azerbaigian 13
BO - Bolivia 10
KZ - Kazakistan 10
PA - Panama 10
QA - Qatar 10
EU - Europa 9
HU - Ungheria 9
SN - Senegal 9
TT - Trinidad e Tobago 9
HN - Honduras 8
UY - Uruguay 8
CZ - Repubblica Ceca 7
LB - Libano 7
RS - Serbia 7
BY - Bielorussia 6
CR - Costa Rica 6
KG - Kirghizistan 6
OM - Oman 6
BG - Bulgaria 5
CI - Costa d'Avorio 5
GT - Guatemala 5
RO - Romania 5
BH - Bahrain 4
HR - Croazia 4
KH - Cambogia 4
LU - Lussemburgo 4
PR - Porto Rico 4
SK - Slovacchia (Repubblica Slovacca) 4
AM - Armenia 3
BB - Barbados 3
DO - Repubblica Dominicana 3
GA - Gabon 3
KW - Kuwait 3
LK - Sri Lanka 3
MD - Moldavia 3
NO - Norvegia 3
SV - El Salvador 3
Totale 31.083
Salva come PNG Salva come JPEG
Città #
Dallas 4.465
Singapore 1.508
Ashburn 1.194
San Jose 832
Beijing 649
Chandler 616
Ho Chi Minh City 377
Southend 376
Pisa 359
Hong Kong 329
Ann Arbor 310
Moscow 300
Woodbridge 295
Houston 289
Los Angeles 266
Fairfield 253
Hanoi 229
The Dalles 223
New York 218
San Mateo 199
Santa Clara 192
Dublin 190
Seattle 178
Jacksonville 167
Dearborn 153
Milan 147
Cambridge 145
Boardman 141
Frankfurt am Main 141
São Paulo 135
Wilmington 121
Rome 119
Brooklyn 108
Hefei 108
Nuremberg 105
Falls Church 104
Lauterbourg 102
Beauharnois 100
Tokyo 94
Assago 90
Council Bluffs 90
Munich 90
Fremont 89
Stevenage 88
Helsinki 87
Portsmouth 78
Warsaw 78
London 76
Dongguan 74
Lawrence 74
Dong Ket 73
Montreal 73
Buffalo 72
Florence 68
Vienna 68
Da Nang 65
Orem 64
Chicago 60
Amsterdam 55
Stockholm 53
Haiphong 52
Mexico City 52
Toronto 52
Buti 51
Washington 51
Poplar 50
Denver 49
Turin 48
Las Vegas 47
Columbus 46
Chennai 45
Johannesburg 44
Shanghai 42
Genoa 40
Baghdad 37
Redwood City 37
Phoenix 35
Tel Aviv 34
Atlanta 32
Rio de Janeiro 32
San Diego 31
Dalseong-gun 30
Biên Hòa 29
Eindhoven 27
Mumbai 27
Dhaka 26
Tashkent 26
Belo Horizonte 25
Boston 25
Jeddah 24
Ottawa 24
San Francisco 24
Zurich 24
Amman 23
Brasília 23
Naples 23
Hải Dương 22
Lappeenranta 22
Lucca 22
Manchester 22
Totale 18.777
Salva come PNG Salva come JPEG
Nome #
A Design Flow to Securely Isolate FPGA Bus Transactions in Heterogeneous SoCs 625
Schedulability Analysis of Hierarchical Real-Time Systems under Shared Resources 565
Benchmarking the Spatial Robustness of DNNs via Natural and Adversarial Localized Corruptions 564
A Framework for Supporting Real-Time Applications on Dynamic Reconfigurable FPGAs 549
Bounding the Data-Delivery Latency of DDS Messages in Real-Time Applications 536
ARTE: Arduino real-time extension for programming multitasking applications 522
A bandwidth reservation mechanism for axi-based hardware accelerators on FPGAs 506
A Safe, Secure, and Predictable Software Architecture for Deep Learning in Safety-Critical Systems 447
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration 436
A design flow for supporting component-based software development in multiprocessor real-time systems 426
A Holistic Memory Contention Analysis for Parallel Real-Time Tasks under Partitioned Scheduling 424
Maximizing the Security Level of Real-Time Software While Preserving Temporal Constraints 409
ARTe: Providing real-time multitasking to Arduino 384
Integrating the Simplex Architecture to Enhance Safety in Deep Learning Autonomous Systems 380
A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration 378
Constant bandwidth servers with constrained deadlines 377
Is your bus arbiter really fair? Restoring fairness in axi interconnects for FPGA SOCs 374
An I/O Virtualization Framework with I/O-Related Memory Contention Control for Real-Time Systems 363
Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC 361
Attention-Based Real-Time Defenses for Physical Adversarial Attacks in Vision Applications 355
Dual-protocol support for Bluetooth LE devices 354
A Multi-Domain Software Architecture for Safe and Secure Autonomous Driving 352
Analyzing parallel real-time tasks implemented with thread pools 350
Real-Time Analysis and Design of a Dual Protocol Support for Bluetooth LE Devices 342
A Blocking Bound for Nested FIFO Spin Locks 339
Analyzing Arm's MPAM From the Perspective of Time Predictability 336
Handling Transients of Dynamic Real-Time Workload Under EDF Scheduling 333
A survey of schedulability analysis techniques for rate-dependent tasks 319
Response time analysis for G-EDF and G-DM scheduling of sporadic DAG-tasks with arbitrary deadline 318
Exact Interference of Adaptive Variable-Rate Tasks under Fixed-Priority Scheduling 313
Profiling and controlling I/O‐related memory contention in COTS heterogeneous platforms 313
Increasing the Confidence of Deep Neural Networks by Coverage Analysis 313
Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs 301
Semi-Partitioned Scheduling of Dynamic Real-Time Workload: A Practical Approach Based on Analysis-Driven Load Balancing 298
Hard Constant Bandwidth Server: Comprehensive formulation and critical scenarios 296
Evaluating the Robustness of Semantic Segmentation for Autonomous Driving against Real-World Adversarial Patch Attacks 295
AXI HyperConnect: A predictable, hypervisor-level interconnect for hardware accelerators in FPGA SoC 291
Replication-Based Scheduling of Parallel Real-Time Tasks 290
Reconciling security with virtualization: A dual-hypervisor design for ARM TrustZone 290
Response-Time Analysis of Bundled Gang Tasks Under Partitioned FP Scheduling 289
Defending from Physically-Realizable Adversarial Attacks through Internal Over-Activation Analysis 289
Optimal Design for Reservation Servers under Shared Resources 288
Beyond the weakly hard model: Measuring the performance cost of deadline misses 287
Moving from Single-Core to Multicore: Initial Findings on a Fuel Injection Case Study 286
CARLA-GeAR: A Dataset Generator for a Systematic Evaluation of Adversarial Robustness of Deep Learning Vision Models 284
Supporting AI-powered real-time cyber-physical systems on heterogeneous platforms via hypervisor technology 282
Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm 282
Hierarchical scheduling of real-time tasks over Linux-based virtual machines 280
Simple and General Methods for Fixed-Priority Schedulability in Optimization Problems 277
Robust-by-Design Classification via Unitary-Gradient Neural Networks 274
AP-LET: Enabling deterministic Pub/Sub communication in AUTOSAR Adaptive 274
Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs 274
Optimized partitioning and priority assignment of real-time applications on heterogeneous platforms with hardware acceleration 272
Time-Predictable Acceleration of Deep Neural Networks on FPGA SoC Platforms 272
On the Real-World Adversarial Robustness of Real-Time Semantic Segmentation Models for Autonomous Driving 271
Optimizing Per-Core Priorities to Minimize End-To-End Latencies 270
Memory Feasibility Analysis of Parallel Tasks Running on Scratchpad-Based Architectures 269
Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks 267
OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling 263
SPHERE: A Multi-SoC Architecture for Next-Generation Cyber-Physical Systems Based on Heterogeneous Platforms 261
Scheduling Replica Voting in Fixed-Priority Real-Time Systems 260
PAC-PL: Enabling Control-Flow Integrity with Pointer Authentication in FPGA SoC Platforms 259
End-to-End Latency Optimization of Thread Chains Under the DDS Publish/Subscribe Middleware 258
Engine Control: Task Modeling and Analysis 258
Event-driven delay-induced tasks: Model, analysis, and applications 258
On the Minimal Adversarial Perturbation for Deep Neural Networks With Provable Estimation Error 256
Latency Analysis of I/O Virtualization Techniques in Hypervisor-Based Real-Time Systems 253
Partitioned Fixed-Priority Scheduling of Parallel Tasks Without Preemptions 251
Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs 249
On the ineffectiveness of 1/m-based interference bounds in the analysis of global EDF and FIFO scheduling 246
Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC 245
Selecting the Transition Speeds of Engine Control Tasks to Optimize the Performance 244
Detecting Adversarial Examples by Input Transformations, Defense Perturbations, and Voting 242
X-BaD: A flexible tool for explanation-based bias detection 240
Optimizing Inter-Core Communications under the LET Paradigm using DMA Engines 239
Response-Time Analysis of Engine Control Applications under Fixed-Priority Scheduling 239
Feasibility Analysis of Engine Control Tasks under EDF Scheduling 237
Response-Time analysis for real-Time tasks in engine control applications 236
Lightweight Real-Time Synchronization under P-EDF on Symmetric and Asymmetric Multiprocessors 235
RT-Mimalloc: A New Look at Dynamic Memory Allocation for Real-Time Systems 234
Flora: Floorplan optimizer for reconfigurable areas in FPGAs 232
Optimizing the Functional Deployment on Multicore Platforms with Logical Execution Time 231
Enabling Containerisation of Distributed Applications with Real-Time Constraints 230
Resource reservation for real-time self-suspending tasks: Theory and Practice 225
Performance-driven Design of Engine Control Tasks 220
Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm 219
Supporting Component-Based Development in Partitioned Multiprocessor Real-Time Systems 213
Real-time analysis of engine control applications with speed estimation 213
Real-Time Packet-Based Intrusion Detection on Edge Devices 212
Response-Time Analysis for Self-Suspending Tasks Under EDF Scheduling 205
Timing isolation and improved scheduling of deep neural networks for real-time systems 200
AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs 199
Timing-Aware FPGA partitioning for real-Time applications under dynamic partial reconfiguration 198
Task Splitting and Load Balancing of Dynamic Real-Time Workloads for Semi-Partitioned EDF 196
Integrating Online Safety-related Memory Tests in Multicore Real-Time Systems 196
Supporting temporal and spatial isolation in a hypervisor for ARM multicore platforms 191
Virtualized DDS Communication for Multi-Domain Systems: Architecture and Performance Evaluation of Design Alternatives 189
Modeling and Analysis of Engine Control Tasks Under Dynamic Priority Scheduling 189
The SRP Resource Sharing Protocol for Self-Suspending Tasks 183
Partitioning and interface synthesis in hierarchical multiprocessor real-time systems 179
Totale 29.894
Salva come PNG Salva come JPEG
Categoria #
all - tutte 132.157
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 132.157
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021225 0 0 0 0 0 0 0 0 0 0 0 225
2021/20221.261 49 214 60 58 26 60 132 221 59 140 107 135
2022/20231.508 99 116 119 281 159 183 36 98 209 60 79 69
2023/20241.647 94 24 240 110 80 243 106 327 57 120 73 173
2024/20255.911 295 108 284 172 358 419 885 1.462 499 243 844 342
2025/202617.363 733 1.827 4.266 1.920 1.732 1.085 1.682 709 1.298 1.168 830 113
Totale 31.349